Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors towards 3D logic design

نویسندگان

چکیده

To sustain transistor scaling beyond lateral 7 nm devices, gate-all-around (GAA) junctionless vertical nanowire field effect transistors (JLNT) are one of the promising alternatives. overcome roadblocks logic cell design using this emerging technology, work explores compact modeling 3D GAA-JLNTs based on physics transport. The model features an explicit continuous analytical form drain current calculations adapted for a 14 channel technology and has been validated against extensive characterization results wide range JLNT geometry, depicting good accuracy. Finally, preliminary simulations have explored performance assessment circuits, such as inverters with passive load, active load complementary topologies well ring oscillators, designed developed model.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around

Nanowires are considered building blocks for the ultimate scaling of MOS transistors, capable of pushing devices until the most extreme boundaries of miniaturization thanks to their physical and geometrical properties. In particular, nanowires' suitability for forming a gate-all-around (GAA) configuration confers to the device an optimum electrostatic control of the gate over the conduction cha...

متن کامل

High performance horizontal gate-all-around silicon nanowire field-effect transistors.

Semiconducting nanowires have been pointed out as one of the most promising building blocks for submicron electrical applications. These nanometer materials open new opportunities in the area of post-planar traditional metal-oxide-semiconductor devices. Herein, we demonstrate a new technique to fabricate horizontally suspended silicon nanowires with gate-all-around field-effect transistors. We ...

متن کامل

An Extensive Evaluation of Futuristic Gate All Around Junctionless Nanowire MOSFET Using Numerical Simulation

This paper present an extensive review of homogeneously doped Junctionless Cylindrical Gate All Around (JL-CGAA) MOSFET using numerical simulations to look into deep physical insight of the device. The electrical and analog/RF performance has been investigated. The JL-C-GAA FET is more immune to short channel effect than the devices having p-n junctions. It also offers steeper subthreshold slop...

متن کامل

Metal-Gated Junctionless Nanowire Transistors

Junctionless Nanowire Field-Effect Transistors (JNFETs), where the channel region is uniformly doped without the need for source-channel and drain-channel junctions or lateral doping abruptness, are considered an attractive alternative to conventional CMOS FETs. Previous theoretical and experimental works [1][2] on JNFETs have considered polysilicon gates and silicon-dioxide dielectric. However...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Solid-state Electronics

سال: 2021

ISSN: ['0038-1101', '1879-2405']

DOI: https://doi.org/10.1016/j.sse.2021.108125